

Spintronics Applications At NVE

Jim Daughton, NVE Corporation, daughton@nve.com

Outline

- **NVE Corporation**
- **Angular Position Sensor**
- **Isolator - Linear Material**
- **Magneto-Thermal MRAM**

Ist Annual CNS Nanotechnology Symposium
Nanomagnetics - From Discovery To Systems

NVE Product Lines

- Sensors
- Isolators
- Nonvolatile Memory
- Contract Research


NVE Sensors

- GMR Multilayers
- Variations Of Spin Valves
- Product Advantages
 - Size
 - Sensitivity
 - Cost



NVE Isolators

**IL261— World's Densest
Solid-State Coupler**



- Coil + On-Chip Sensor
- Variation Of Spin Valve
- Product Advantages
 - Speed (Compared To Optos)
 - Multi-channel (Board Space)
 - Cost Competitive



Hate Optos?



Nonvolatile Memory



- Licensees
 - Honeywell - Other
 - Motorola
 - USTC
 - Cypress
- Potential - Niche MRAM

Metrics

- ~ 70 Employees - 12 PhDs
- ~ Annual Revenue - \$12M
- ~ Annual Profit - \$ 2M
- ~ \$7M Cash


Angular Position Sensor

Rotation of Magnet Yields Output




Angle Sensor GMR Spin Valve


- Operates in Saturation
- External Magnetic Field “Captures” Free Magnetic Layer in Device
- Pinned Layer Stays Fixed
- 5% Resistance Variation




Spin Valve with SAF Pinned Layer



Field Range of 30 to 200 Oe






Outputs



Linear Material Isolators


- **Original Product Line**
 - **Digital Spin Valve (Square Loop)**
 - **Retained Last Data State**
 - **Sometimes Not Desirable**
- **Use Linear Sensor**
 - **“Fail Safe” Off Position**
 - **Analog-Analog Isolator Possible**

“Z-Layer” Magnetoresistor




GMR Transfer Curve of 4 μm Serpentine Resistor

The spin valve is with a configuration of Ta30Å-NiFeCo35Å-Ta40Å-NiFeCo42.5Å-CoFe12.5Å-Cu25Å-CoFe43.5Å-CrPtMn325Å.




Circuit Schematic of Analog Isolator



On-chip feedback is used to improve linearity

Analog Isolator Performance



Gain = 198.1 mV/mA Time


Linearity error < 0.3%

Thermal Limitations To MRAM Density

- Current Architecture
 - Shape Anisotropy - Storage Mechanism
 - 2D Array - Write Selection
 - Half-Selected Cells Least Stable, Dominate Failures
- High Areal Density Requires High Storage Energy*
 - Failure Rate Depends On $(1/\tau)e^{-E_s/kT}$, τ switching time
 - $E_s \sim (1/8) (\text{Volume})(Hk)(M)$ For Half-Selected Cells
 - Implies Thicker Films, Higher Shape Anisotropy
- Higher Currents, Temperature Rises
- 0.1 μm Lithography Approximate Limit


* R. S. Beech, J. A. Anderson, A. V. Pohm, J. M. Daughton, "Curie Point Written Magnetoresistive Memory", JAP 87 #9, pp 6403-05, May 2000.

Magneto-Thermal MRAM




- Heat Magnetic Material Near Or Above Ordering Temperature
- Cool In Presence of Magnetic Field
- Result: Better Stability/Lower Currents

Two M-T Concepts




Curie Point/Tunnel Junction




- Max Current 100 μA Minimum Xistor
- Maintain 50 ns Memory Cycle
- Two Junctions - Voltage Limited
- Low RAP Required ($\sim 10 \Omega\text{-}\mu\text{m}^2$)
- Tunnel Junction Reliability Risk

Nèel Point/Vertical Spin Valve




- Same Memory Requirements
- Copper Filaments - X1000 Higher Resistance
- Some Head Company Success (>X10)
- AF Material - Pinning Risk

New Idea - SOI Assisted




- Partial Heating From SOI Transistor/Diode
- 50 °C Thermal Rise Typical, 100 °C Common
- Reduces Heating Required in ME

New Idea - Thermistor Assisted







- Add Thermistor Next To ME
- Low R With Low Current
- High R With Higher Current

Simulation Overview - Jim Deak




Thermal Code Qualification


Data from “*Durability of thermally written spin-valve memory cells*”, A. V. Pohm, J. M. Daughton, R. S. Beech, and J. M. Anderson, (preprint)



Simulate cross-section of spin-valve in paper using measured parameters




Result agrees with measurement




This is a large test structure, timescale not indicative of MT-MRAM device

CPP Heating Mode



- Restrictions
 - <0.1 mA \rightarrow cell size
 - <200 mV/MTJ \rightarrow junction reliability
- Adding more resistors the stack increases heating efficiency and decreases stress on barrier
 - Reduces effective TMR
 - One Solution - Nonlinear PTC resistors - (thermistors)

Encapsulating Material Heat Leak





- Heat diffuses into the encapsulating material
→ Lowers heating efficiency

- Looks as if the thermal vias have a larger effective area

$$A_{eff} = \left(\frac{2K_v \Delta T}{PL} \right) \frac{1}{A_{via}}$$





**Best if $K_m < K_v/10$ → Use Organic insulating materials – polyamide?
to encapsulate the bit and thermal vias**



Curie Write Thermal Simulation Geometry

100 nm x 50 nm bit

T=300 K top/bot




Low I = Low T = READ

Large I = High T = WRITE

BaTiO as a PTCR Heater

- Barium titanate compounds show positive temperature coefficient resistivity (PTCR)
- Resistivity can vary by order of magnitude over < 100 K range
- PTCR Associated with the ferroelectric Curie point of the material
- FE T_c depends on composition and film thickness – Transition suppressed below 2.5 nm
- Will a nanoscale thermistor work??

Curie Point MRAM Materials




- PTC Resistive Layer ~ Doped BaTiO

$T_c = 350$ K depends on doping and layer thickness

- BCKGND $K_m = 0.003$ W/cm-K (organic insulating material)


Joule Heating Using PTC Resistor




Heating simulated using temperature dependent resistance of PTC layer

Cross over at 375 K


1. MTJs dominate below FE T_c




2. PTCR Above FE T_c , dominates



3. I=0, T drops



Curie Point MRAM Thermal Results (100 nm x 50 nm bit)




- Simulated heating as a function of current pulse magnitude
- Heating current applied for 10 ns
- MTJ RAP $\sim 15 \Omega\mu\text{m}^2$
- Max Current for 200 mV $\sim 52 \mu\text{A}$
- Curie Layer $T_c \sim 500 \text{ K}$

Possible to achieve 200 C temperature differential at 50 μA without exceeding 200 mV across the junction!

Read current $\sim 30 \mu\text{A}$ without significant heating

TMR during read not affected by PTCR

Curie Pt Write Sequence -100 nm x 50 nm



**Thermal response
calculated for**

- 60 nm vias
- PTCR Layer
- Two MTJ barriers
- 50 μ A heat current

- **Start with bit magnetized in positive X direction**
- **Apply heat current**
- **Turn on the field**
- **Turn off heat current**
- **Turn off the field when bit is sufficiently cool**

Curie Point Writing Simulation

100 nm x 50 nm dot

$H_{\text{write}} = 100$ Oe

$I_{\text{heat}} = 50$ μA



Ferromagnet

• 5 nm thick (thicker yields vortices)

• $H_k = 2.5$ Oe

• $T_c = 500$ K


• $M_{\text{sat}} = 800$ emu/cc



Snapshots of zero field states

Curie Point Writing, Simulation

Generalized Behavior







Three different behaviors predicted, dependent on switching field strength

- **Low H** , bit may freeze into a vortex
- **Intermediate H** , bit freezes into reversed state on cooling
- **High H** , bit reverses below T_c

Neel Write Thermal Simulation Geometry

T=300 K


50 nm x 50 nm bit



Low I = Low T = READ

Large I = High T = WRITE

Neel Thermal Results - 50 nm x 50 nm bit



- Simulated heating as a function of current pulse magnitude
- Heating current applied for 10 ns
- MTJ RAP $\sim 15 \Omega\mu\text{m}^2$
- Max Current for 200 mV $\sim 26 \mu\text{A}$
- Low T_N AF $\sim 470 \text{ K}$

Possible to achieve 200 C temperature differential at 25 μA without exceeding 200 mV across the junction!

Read current $\sim 15 \mu\text{A}$ without significant heating

Effective TMR reduced by 60% due to PTCR (double MTJ would be preferred to heat PTCR above FE T_c)

Neel Point Writing Simulation

50 nm dot

$H_{\text{write}} = 100$ Oe

$I_{\text{heat}} = 25$ μA

Ferromagnet



- 3 nm thick (thicker yields vortices)

- $H_k = 2.5$ Oe

Low T_N Antiferromagnet

- $T_b = 470$ K

- $H_{\text{pin}} = 200$ Oe



Snapshots of zero field states

M-T Compared To Other Approaches

- Primarily Material Risks
 - Wear Out - Thermal Cycling
 - Junction Reliability (MTJs)
 - RAP Levels (SV Multilayers)
 - Nanoscale Thermistors
- Lower Currents Than Other Modes
- Saves A Contact Per Cell
- More Photographically Tolerant Than Stacked SAFs